



Configurable Dual Port SRAM Module

Kloukinas Kostas
CERN, EP/CME div.



SRAM Features





- Synchronous *pseudo* Dual Port Operation
- Self timed logic
- Registered Inputs, Latched outputs
- Radiation Tolerant Design
- Typical Operation freq.: 40MHz
- Configurable Macro design
- Data bus width: (n x 9)bits
- Data arrangement: 8 + 1 parity
- Memory Size: up to 4K words



Dual Port SRAM block diagram




SRAM Design in 0.25μ




12 January 2001

KLOUKINAS Kostas CERN, EP/CME div.

SRAM Interface Timing Diagram



Basic Layout Blocks



WordLine Buffers

SRAM array, 128 x 9bits
(50.4 μm x 1086.2 μm)

Row Decoder

Input Data Registers

Address Registers


Timing logic

Column Decoder

Output Data Mux

Output Data Latches

Possible Configurations




12 January 2001

KLOUKINAS Kostas CERN, EP/CME div.

7

Possible Configurations

4K x 9



Submitted SRAM Chip

- Configuration: 1Kx9 bit
- Size: $\sim 560\mu\text{m} \times 1,300\mu\text{m}$
- Area: $\sim 0.73\text{mm}^2$
- Submitted: Oct. 2000.

