

# Development of a Radiation Tolerant 2.0 V standard cell library using a commercial deep submicron CMOS technology for the LHC experiments.

K. Kloukinas, F. Faccio, A. Marchioro, P. Moreira, CERN/EP-MIC, CH1211, Geneva 23, Switzerland.

## Introduction

A standard cell library was developed using a commercial 0.24  $\mu\text{m}$ , 2.5 V CMOS technology. Radiation tolerant design techniques have been employed on layout of the cells to achieve the total dose hardness levels required by LHC experiments. To prove the concept and to evaluate the radiation tolerance of the cells, a few demonstration circuits were implemented. The results of the radiation hardness tests are being reported.

## Technology

Library (nm):	0.24 $\mu\text{m}$
$L_{\text{eff}}$ :	0.12 $\mu\text{m}$
$V_{\text{DD}}$ :	2.5 V
Gate Oxide Thickness:	5.0 nm
Process:	Twin well CMOS
Device Isolation:	Shallow Trench (STI)
Ti sputtering:	On 'N', 'P' polysilicon and diffusions
Interconnectivity:	2 to 2-metal layers

## Library Design Kit


Radiation Tolerant library design kit offers:

- Physical Verification (*Rad-Tol design checks*)
- Device Extraction (*enclosed devices*)
- Digital Simulation (*timing models*)
- Placing & Routing

## Cell List

Core Logic	
Inverter IX Drive	Buffer X4 Drive
Inverter 2X Drive	Buffer X8 Drive
Inverter 3X Drive	NOR
Inverter 4X Drive	XNOR
2 Input NAND	2 Input NOR
3 Input NAND	2 Input NOR
4 Input NAND	2 Wide 2-In OR-AND
2 Wide 2-In AND-OR	2 Wide 2-In OR-AND
3 Wide 2-In AND-OR	2 Wide 2-In OR-AND
Static D-EFE	Static D-EFE Set
Static D-EFE Reset	Static D-EFE Set/Reset
Dynamic TSPC D-EFE	Static D-EFE Stair
2-Input MUX	4-Input MUX
4-Bit Register, Clear	1-Bit Adder
I/O Pads	
Input pad, CMOS	Output, 8 mA, slow rate
Output, 8 mA drive	Output, 16 mA, slow rate
Output, 16 mA drive	Output, 20 mA, slow rate
Output, 20 mA drive	LVDS driver
LVDS driver	LVDS receiver


## Radiation Tolerant Layout



**Radiation Tolerant design:**

- enclosed NMOS transistors
- guardrings that isolate all n<sup>+</sup> diffusions at different potentials

**IX inverter**    **2-in NOR**    **2-in NAND**




Static D-E/F

Dynamic TSPC D-E/F

## Performance

- Inverter propagation delay: 60 ps
- Power delay product: 0.15  $\mu\text{W}/\text{MHz}/\text{gate}$
- Radiation Hardness tested up to: 30Mrad


- Compared to a 0.8  $\mu\text{m}$  technology
- SPEED: 5X increase in speed
- POWER: 26X reduction in
- AREA: 8X increase in gate density




Ring Oscillator consisting (1280 inverters) drawn on a typical 0.8  $\mu\text{m}$  technology using standard cells by on the 0.24  $\mu\text{m}$  technology using the radiation tolerant standard cell library.

## LVDS I/O pads

- LVDS Receiver measured params:**
- Power Supply: 2.0 V
  - Common mode: 0.0 V - 2.0 V
  - Max frequency: 120MHz
  - Tpd (typ): 830 ps




LVDS Driver



LVDS Receiver Eye Diagram

## Submitted Chip






Implemented Digital Circuits:

- Ring Oscillator
- Static Shift Register (2,048 D-F/F)
- Dynamic Shift Register (1,028 TSPC D-F/F)
- SEU tolerant Static Shift Register (2,048 F/F)
- Standard I/O pads & LVDS I/O pads

## Radiation Tests

Test circuit: Ring Oscillator (1001 inverters).  
Dose rate: 29Krad/min  
Test conditions: under bias (2.0 V) @ 25°C



Results:

- No leakage current turn on
- Propagation delay degradation:  $\Delta T_{pd} = 5.2\% @ 30 \text{ Mrad}$